Abstract-This paper proposes a hybrid electronic and magnetic structure named a variable-inverter-rectifier-transformer (VIRT) that enables a transformer with fractional and reconfigurable effective turns ratios (e.g., 12:0.5, 12:2/3, 12:1, and 12:2). This functionality is valuable in converters with wide operating voltage ranges and high step-up/down, as it offers a means to reduce the turns count and copper loss within the transformer while also facilitating voltage doubling and quadrupling. These properties are especially beneficial for miniaturizing the transformer stage in many power electronics applications, such as universal serial bus wall chargers. We introduce the principle of operation of the structure and present models for its magnetic and electrical behavior. The instance of VIRT described in this paper comprises four half-bridge switching cells distributed around a planar magnetic core and connected to two "half-turns" wound through that core. By controlling the operating modes of the half-bridge cells, we gain control over the flux paths and current paths used in the transformer, and this hybridization enables fractional and reconfigurable effective turns ratios. An experimental prototype integrates the VIRT with a stacked-bridge LLC converter to accommodate a widely varying input (120-380 V dc ) and output (5-20 V dc ), and VIRT is shown to be highly beneficial in keeping efficiency high over this wide output voltage range.
tremendous gains in the size and performance of the active switches used in power electronic converters, but advances in the design of passive components have lagged. Presently, passive components dominate the size and performance of power electronic converters and, therefore, present the major bottleneck to miniaturization. While both capacitive and inductive elements limit miniaturization, power-stage magnetic components (i.e., those inductors and transformers that are fundamental to the power transfer mechanism of the converter) present an important limitation on achievable size and efficiency [1] .
Many power electronic converters rely on transformers to satisfy isolation safety requirements and to achieve the bulk of their voltage conversion ratio. For example, wall chargers for conventional universal serial bus (USB) powered portable devices must interface at their input to the ac grid (up to 375 V peak voltage in regions employing a 240 V ac grid) and must step-down to as low as 5 V dc at their output, corresponding to a 75:1 voltage conversion ratio. To achieve such step-down, it is typical to employ a transformer with a large turns ratio (e.g., 22:1 [2] ). This demanding specification aggravates the volume and efficiency limitations of the transformer for two key reasons.
First, in applications where the transformer processes low voltages and high currents (as in the output of many converters), it is likely that the copper loss of the transformer far outweighs the core loss, and this imbalance compromises the efficiency of the transformer [3] . For a given transformer conversion ratio (e.g., 22:1), the choice of the number of primary and secondary turns used to implement this ratio provides a means to rebalance core and copper loss inside the transformer to minimize total loss. Specifically, as the number of turns is scaled down, copper loss is reduced at the cost of increased core loss. In applications with low voltages and high currents, this is the desired tradeoff. However, this tradeoff is fundamentally limited since fractional turns cannot be employed in a conventional transformer. If the transformer losses are not minimized after scaling down to a single-turn on either of the windings, one must either accept the reduced efficiency of the transformer or find another means to optimize loss (typically by increasing the size and window area of the transformer core).
A second limitation of transformers requiring large turns ratios is that placing a high number of turns around a core can itself be problematic or unfeasible. This is particularly important when planar transformers, which offer tremendous potential Fig. 1 . Previously proposed methods for achieving a transformer with a "fractional" turns ratio. (a) Single-turn secondary is wound around a core-leg that carries only half of the primary-generated flux, thus, V p :V s = 1:0.5 [7] , [8] . (b) Alternative configuration in [8] . The two outer leg windings are connected in parallel such that the secondary voltage V s is induced by only half the primarygenerated flux, thus, V p :V s = 1:0.5. (c) Also proposed in [8] , two "half turns" achieve the same voltage coupling effect in (b) assuming that there is a means to parallel the half-turns. For example, as proposed in [8] , the wires could be brought "out of the page" and connected above the core (indicated by the dotted lines); these out-of-plane connections complete turns on sections of the transformer core, and impose additional conduction length on the secondary, greatly reducing the "half-turns" benefit in terms of conduction loss.
for improved fabrication and miniaturization, are employed (the benefits of planar transformers for miniaturization are discussed in [3] and [4] ; example studies where planar magnetics have been employed to great effect for miniaturization are provided in [5] and [6] ). In a planar transformer windings are routed as traces on a printed circuit board (PCB), and these traces must adhere to the trace width and spacing fabrication requirements of the PCB. Thus, in addition to meeting current and voltage requirements, the trace width and trace-to-trace spacing must each be wide enough to meet the PCB fabrication requirements. Not only does this manufacturing constraint increase the resistance and copper loss of the transformer, it creates the possibility that a required number of turns cannot be accommodated at all in a given core window width.
An attractive means to mitigate these limitations is to use a transformer providing "fractional" turns ratios (e.g., 1:0.5). Such a transformer enables reduced turns counts in planar magnetics where window breadth is at a premium [3] while also offering the preferred tradeoff between copper loss and core loss in applications with low output voltages and high output currents. One concept for a "fractional" turns transformer in power electronics was first introduced in the mid-1980s in the context of multichannel power supplies, with initial focus on its ability to fine-tune the turns ratio of unregulated transformer outputs [7] , [8] . The key idea in these transformers is to wind a complete turn around a section of the transformer core that only carries a fraction of the primary-generated flux. For example, consider winding a single turn primary around the center-post of a conventional three-legged core and a single turn secondary around one of the outer legs, as shown in Fig. 1(a) . By symmetry of the core, half of the primary-generated flux enters each outer core leg. Thus, by Faraday's law, the voltage coupled onto the singleturn secondary is one half the voltage applied to the primary, creating an effective 1:0.5 transformer ratio (i.e., a "half turn" transformer). However, by extracting a "half turn" in this way, half of the primary-generated flux does not link to the secondary and instead circulates through the relatively low reluctance of the unused core leg, resulting in a leakage inductance on the order of the transformer's magnetizing inductance [9] .
Permutations of this idea were proposed at the time, including using more complicated core shapes to further reduce the effective "turn fraction" of the secondary and developing special windings to cancel out the unwanted circulating flux [7] . A simple solution to the circulating flux problem is proposed in [8] and shown in Fig. 1(b) . Here, a single turn is wound around both outer legs of the three-legged core and then these windings are connected in parallel. In this configuration, half of the primary-generated flux is linked into each secondary winding, removing the "leakage" path of Fig. 1(a) . However, since these windings are connected in parallel, the secondary voltage V s is still only induced by half of the primary-generated flux, thus, the voltage conversion ratio remains V p :V s = 1:0.5. An equivalent representation of the winding scheme in Fig. 1(b) is shown in Fig. 1(c) , proposed in [8] as a means to further reduce the leakage inductance of the secondary. Here, two "half turns" achieve the same voltage coupling effect and improve on Fig. 1(b) as long as there is a means to parallel the voltages without going around the outer perimeter of the core. In a nonplanar transformer, the wires can be brought "out of the page" and connected above the core, completing the turns around the core. However, this structure cannot be exploited as-is in a planar configuration. Moreover, it is important to note that with all of the above "fractional turns" design concepts, the amount of flux linked by windings is "fractionalized," but ac currents still appear around full loops of conductors around core sections, imposing associated conduction losses in the windings, so the turns are not "fractional" as regards conduction loss.
"Emulation" of fractional turns has also been proposed for push-pull topologies, where integer-and-a-half turns ratios (e.g., 1:1.5) can be implemented via a center-tap transformer with an unequal number of secondary turns [10] . While this configuration may be attractive for achieving precise voltage conversion ratios, it is not suitable for miniaturization at high conversion ratios as it does not enable transformer ratios less than 1:1 (i.e., it cannot exploit a half-turns ratio) and it requires a center-tapped transformer, which can be problematic for achieving good current-handling capability if planar magnetics are used [3] .
Transformers with the true ability to provide fractional turns would offer strong benefit for achieving miniaturization in applications with high step-up/down ratios. Additionally, in many power electronic converters where a transformer is employed to achieve large voltage conversion ratios, there is also a need to accommodate wide operating ranges. For example, USB-Power Delivery (USB-PD) wall chargers must typically accommodate universal ac voltage (85-265 V ac ) at their input, while regulating to voltages between 5 and 20 V dc at their output [11] . In conventional designs, these wide operating ranges are managed by changing the operating point of the regulating converter (e.g., by changing the duty-cycle of a flyback converter). However, the combination of the large voltage conversion ratios and the large variations in conversion ratios represent a significant design challenge that compromises efficiency and limits the ability to miniaturize the system. Similar constraints exist in other wideoutput-range applications such as dynamic voltage scaling for electronic loads and adaptive power tracking for radio frequency (rf) amplifiers. This paper proposes a hybrid electronic and magnetic structure that realizes a transformer with a fractional and reconfigurable effective turns ratio. Unlike previous "fractional" turn designs, the strategy proposed here yields ac currents flowing in only fractions of a complete turn prior to rectification, enabling reduced conduction loss as compared to previous concepts. Moreover, the proposed approach enables dynamic electronic reconfigurability of the effective transformation ratio, providing added degrees of flexibility. Together, these qualities enable miniaturization of the transformer stage in converters where variable high step-up/down ratios are required. The proposed structure is called a "variable-inverter-rectifiertransformer" (VIRT), named this way because it fundamentally connects the rectifier stage (or inverter, or both) of a converter to the magnetic structure of the transformer and through this hybridization enables variable conversion ratios, fractional effective turns, and reduced conduction loss. While hybridization of passive and active electronic elements has been used to a limited extent in some applications (e.g., for rf power combining/matching [12] , [13] and actively controlled antennas [14] [15] [16] [17] [18] ), this largely represents an untapped direction in power electronics, with significant potential benefits in many applications.
This paper expands on our preliminary conference publication in [19] . Section II provides intuition on the principle of operation of the VIRT as in [19] . In Sections III and IV, we present comprehensive modeling and discussion of all of the achievable VIRT modes and their tradeoffs, including a previously unexplored mode. In Section V, we present a converter design with a wide-range output voltage of 5-20 V, and in designing for this expanded range we employ all of the available VIRT modes, offering insight into converter design using the full voltage adjustment capability offered by the VIRT. Finally, Section VI presents comprehensive experimental results, providing a detailed comparison of the operation of the different modes and highlighting the efficiency benefit the VIRT offers for applications requiring large and wide-range step-down conversion.
II. PRINCIPLE OF OPERATION
An example VIRT structure is shown in Fig. 2(a) . Here, two full-bridge (FB) rectifiers are distributed around a magnetic core and connected through two half-turns on the secondary side. The primary winding is not shown but it comprises an arbitrary number of turns wound around the center-post. The two rectifiers are named A and B. Rectifier A comprises the half-bridge (HB) cells labeled A1 and A2, and rectifier B, cells B1 and B2. Each HB cell is directly connected to the output bus through the terminals labeled "+V o " and "GND", for example through power and ground planes that are routed outside the magnetic core.
Each rectifier can be operated in FB, HB, or "zero" (0) mode. For example, if rectifier A is operated in FB mode, then both A1 and A2 are active and switching as a conventional FB rectifier. In HB mode, cell A1 operates as a conventional HB rectifier while A2 is held in the low state. In zero mode, both cells A1 and A2 are held in the low state to provide an effective ac short of that section of the winding. The principle of operation can be intuitively understood by considering the path of the induced secondary-side current. For example, consider operating in a FB/FB manner in which rectifiers A and B are both in FB mode and cell A1 is switched in-phase with cell B1. Assume that flux through the core is generated by applying an ac voltage with peak V p onto the N p primary turns such that ac current is induced in the secondary winding. When operating in FB/FB mode, as illustrated in Fig. 2(b) , the induced current flows such that the output voltage V o is effectively inserted twice into the secondary loop. Equating the V /N ratios in this case yields V o /V p = 1/(2N p ). This is equivalent to the voltage conversion ratio of an N p :0.5 transformer. Now consider operation in a HB/HB manner where both rectifiers act as HBs. The path of induced secondary current is identical to the FB/FB case in Fig. 2(b) but now only yields a single V o insertion into the loop around the center-post due to the voltage-halving action of the HBs. The voltage conversion ratio is changed to V o /V p = 1/N p , equivalent to the conversion ratio of an N p :1 transformer. Thus, we can dynamically reconfigure the effective transformation ratio through the operating patterns of the rectifier. Moreover, as will be described in greater detail below, this is done with reduced secondary ac conduction path length, improving the achievable conduction loss.
FB/FB and HB/HB modes are "symmetric" operating modes in that we only have ac secondary currents in the paths around the center-post due to the identical operation of the rectifiers. However, there are other "asymmetric" operating modes that have some degree of ac current flow in full paths about the outer core legs, but which provide additional flexibility in voltage conversion. For example, by operating in the HB/zero (HB/0) mode as in Fig. 2 (c), 1 it is possible to achieve a conversion ratio of V o /V p = 2/N p , equivalent to an N p :2 transformer. Additionally, one can operate in FB/HB to achieve a conversion ratio of
The ability to dictate the path of induced secondary side current, and in turn to choose the effective voltage applied to the secondary loop, enables a transformer with an effective variable turns ratio of N p :1/2, N p :2/3, N p :1, and N p :2. Note that this concept can be extended to other fractional turns ratios, including "integer-and-a-half" ratios, by appropriately selecting the number of secondary half-turns and/or core sections. For example, as illustrated in Appendix A, a five-legged core provides multiple additional operating modes including an N p :0.25 effective turns ratio; likewise, other rectifier configurations (e.g., multilevel rectifiers) and other combinations of core structures and rectifiers can be used to provide desired gain characteristics and reconfigurability.
III. ELECTRICAL MODELS
To derive electrical models of the different operating modes of the VIRT in Fig. 2(b) and to better elucidate the current and flux patterns in the transformer, we first develop a magnetic circuit model for each operating mode. We begin with a modeling procedure for the symmetric operating modes (FB/FB and HB/HB) and then extend this procedure for the asymmetric modes (FB/HB, FB/0, and HB/0). For reference, a summary of each VIRT mode is provided in Table I .
A. Symmetric VIRT Modes (FB/FB and HB/HB)
In the symmetric operating modes, we can model the current flow in the system as closed loops around the core as shown in Fig. 3(a) . In this figure,î A andî B represent the currents that 1 In Fig. 2(c) , we show the current returning through the half-turn associated with rectifier B for the benefit of intuitively understanding the principle of operation. In practice, the rectifier B half-turn is connected to the ground plane in the HB/0 mode and rectifier A current may return outside of the core via the ground plane. The path of the return current in this mode does not ideally change the derived voltage conversion ratio. The impact of this out-of-core current is addressed in Section IV-C. flow between the HB cells in rectifiers A and B, respectively. For the purposes of modeling, these currents are drawn as returning outside the core via the ground plane. Note that in practice one would expect these current components to be equal (for the symmetric operating modes) since the two half-turns and the rectifiers are identical and symmetric, and effectively form a single loop onto which current is induced by flux passing through the center-post in Fig. 2(b) . In this case, current is not expected to return around the core and so these current components outside of the core are deemed "virtual"-they are invoked for modeling purposes only. Another "virtual" current componentî G is included in the model whereî G =î A =î B such that the (virtual) outer current components ofî A andî B are cancelled. The resulting net current flow in this model is equivalent to the physical current that flows through each halfturn as in Fig. 2 .
From this model, it is straightforward to synthesize the magnetic circuit model shown in Fig. 3(b) . In practice, the magnetomotive force (MMF) associated with the "short-circuit" path ofî G is associated with a small induced voltage due to the small resistance R SH of the ground-plane. The relationship between the flux and this MMF can be modeled by a transference element L [20] as shown in Fig. 3 (c). In the limit where R SH → 0, L → ∞ and the circuit model simplifies to that of a standard three-winding transformer with a parallel magnetic circuit as shown in Fig. 3(d) . Thus, the simplified electrical model in Fig. 4 can be derived. In this circuit schematic, we show the two transformer ratios as
to reflect the fact that there are N p total turns wound on the primary. Assuming
If an identical gap length is used across all three core legs, 2 and assuming the crosssectional area of the center-post is twice that of the outer legs, then R CA = 2R CC and
The complete port relationships of the transformer in this mode are derived in Appendix B-A.
B. FB/HB Mode
In FB/HB mode, one of the rectifiers (e.g., rectifier A) is driven as a FB while the other rectifier (e.g., B) is driven as a HB. The current flows in this operating mode can be described by Fig. 3(a) where, in general,î G is a real current that may flow due to asymmetry in the rectifiers. However, sinceî G is still associated with current flow in the ground plane, we may still model its MMF contribution by a transference element. Assuming the ideal case where the ground plane resistance is negligible, we arrive at the same magnetic circuit model as in Fig. 3(d) and, therefore, derive the same electrical model as shown in Fig. 4 .
A distinct feature of FB/HB mode is that the rectifiers impose different voltages onto the half-turns. For example, consider operating both rectifiers with square-wave modulation where rectifier A operates in a FB manner while rectifier B operates 
and
Where L A and L B are 8/7 and 4/5 times the symmetric mode value of (1), respectively. The complete port relationships of the transformer in this mode are derived in Appendix B-B.
C. FB/0 and HB/0 Modes
In the FB/0 or HB/0 modes one of the rectifiers (e.g., rectifier A) is active and operating in a FB or HB manner, respectively, while the other rectifier (e.g., B) is bypassed. The current flows in this operating mode can be described by Fig. 3(a) , where the current components outside of the core are again no longer virtual since current is expected to return outside of the core. As before, we assume negligible ground plane resistance and arrive at the model of Fig. 3(d) . However, a key difference between this mode and the others is that the MMF associated withî B is now defined by a small induced voltage due to the small resistance R SH,B comprising the on-state resistance of the bypassed switches and the resistances of the half-turn and ground plane. Thus, this MMF can be modeled by a transference element as in Fig. 5(a) . In the limit where R SH,B → 0, flux is rejected from the part of the core associated with the bypassed winding and we can further simplify the model as shown in Fig. 5(b) . Finally, we arrive at the electrical circuit model in Fig. 6 . Note that this model is equivalent to Fig. 4 with L B = 0. In the example case where
which is four-thirds of the corresponding value in the symmetric operating modes in (1) . The complete port relationships of the transformer in this mode are derived in Appendix B -Part C. 
IV. COMPARISON TO A CONVENTIONAL TRANSFORMER
In order to understand the performance gains of the VIRT, it is insightful to compare it to the conventional 2N p :1 transformer and rectifier structure of Fig. 7 . For ease of comparison, it is assumed that all rectifier switches can be soft-switched and conduction loss is the dominant source of loss in the switches. This can be achieved, for example, if the transformers are connected as part of an LLC converter. We treat the symmetric rectifier modes, FB/FB and HB/HB, separately from the asymmetric FB/0, HB/0, and FB/HB modes since these asymmetric modes do not have a direct analogue to the conventional configuration.
A. Symmetric Modes (FB/FB and HB/HB)
In the FB/FB and HB/HB modes, the same voltage conversion ratios are achieved as when operating the conventional configuration of Fig. 7 in FB or HB mode, respectively. For example, when operating in FB/FB mode, and assuming square-wave modulation of the rectifiers for simplicity, the voltages V A and V B in Fig. 4 are square waves with peak V o . Reflecting these voltages across the transformer yields V o /V p = 1/(2N p ) as expected from the discussion in Section II. When operating the conventional 2N p :1 transformer in FB mode, the same relationship is derived. This equivalence is consistent with the idea of transitioning between a 2N p :1 transformer and an N p :1/2 transformer: The voltage conversion ratio is not changed when the number of primary and secondary turns are scaled by the same multiple.
Although the VIRT requires twice the number of switches than the conventional FB rectifier of Fig. 7 , the conventional configuration must employ switches that are rated for twice the current. This is a result of the VIRT rectifiers being effectively paralleled in the FB/FB and HB/HB modes, allowing each of them to process half the current delivered to the output. In the conventional configuration, the full output current must be processed by the single rectifier. The net effect of this is that the transistor conduction loss in both configurations is identical for the same total transistor area. This too aligns with the expectation that the overall current flow across two transformers with the same voltage conversion ratio should not be impacted by the number of turns used to create that conversion ratio. Viewing the VIRT as an implementation of an N p :1/2 transformer, the tradeoff between copper loss and core loss between it and the conventional configuration is also evident. For the same operating frequency and output voltage V o , both configurations have the same primary voltage V p but the 2N p :1 transformer in the conventional configuration has 2N p primary turns and, thus, divides the primary voltage V p on twice as many turns as the VIRT, reducing the peak flux density in the core and, therefore, reducing the core loss. Similarly, for the same current i p in the primary, the 2N p :1 transformer has at least twice the dc resistance of the VIRT, and, thus, experiences increased copper loss.
Note that core loss is fixed between the FB/FB and HB/HB modes if the same primary voltage at the same operating frequency is applied to the VIRT. If the same primary current is applied, copper loss is also fixed. Transitioning between the modes does not inherently change the loss of the transformer unless each mode is operated with different primary voltages, currents, or operating frequencies.
Finally, note that the schematic of Fig. 4 is equivalent to a circuit where the two rectifiers are each connected to a singleturn wound around one of the two outer core legs as illustrated in Fig. 8 . This configuration is, therefore, operationally identical to the VIRT with the very important exception that it comprises longer secondary ac conduction path lengths associated with the full turns on the outer legs. Specifically, in the VIRT design of Fig. 8(a) operated in a symmetric operating mode, the ac currents induced onto the secondary windings only traverse half-turns about the center post before rectification. Conversely, in the alternate configuration of Fig. 8(b) (and in previous techniques proposed for "fractional" turns) the induced secondary currents traverse complete single-turns around the outer core legs. The proposed VIRT technique can, thus, be highly advantageous in low-voltage, high-current designs where secondary winding loss is an important design factor.
B. FB/HB Mode
The conventional configuration of Fig. 7 has no counterpart for VIRT operation in FB/HB mode. Thus, this mode represents an additional degree of operating freedom over the conventional configuration and we instead compare it to the symmetric VIRT operating modes.
Consider operating in FB/HB mode such that the HBs A1, A2, and B1 are switching while B2 is held in the low state. As derived in Section III-B, the circuit model of Fig. 4 is appropriate. Assuming square-wave modulation for simplicity, the voltage conversion ratio is V o /V p = 2/(3N p ), representing a gain of 4/3 over the FB/FB conversion ratio.
Unlike the symmetric operating modes, the rectifiers in FB/HB mode do not always equally share the output current. In cases where the magnetizing current contributions are negligible, however, the currents induced onto each half-turn are approximately equal and the FB rectifier processes (approximately) twice the power of the HB rectifier. Here, two-thirds of the output current is sourced by the FB, and this defines the current rating of each switch in the FB. Similarly, because the HB rectifier processes the same current in its corresponding halfturn, its switches must also be rated for two-thirds of the output current. This represents an increase in the current rating of each rectifier compared to the symmetric modes, which only require each rectifier to be rated for half of the output current. However, this detriment is mitigated if one operates in each mode at the same maximum power. For example a FB/FB rating of 5 V/10 A, HB/HB rating of 10 V/5 A, and FB/HB rating of 6.67 V/7.5 A can all be accommodated by rectifiers with the same current rating (neglecting magnetizing currents). In cases where the magnetizing currents are not negligible, this mode should be evaluated in the context of the surrounding circuits to determine an appropriate current rating for the rectifier switches.
A distinct feature of FB/HB mode is that the core legs process unequal and nonzero flux, and this slightly increases core loss for the same volt-seconds applied to the primary as in the symmetric modes. For example, consider operating in the FB/FB and FB/HB modes with the same primary voltage at the same frequency, with the rectifiers operating with square-wave modulation for simplicity. In FB/FB mode, the primary-generated flux splits evenly between the outer legs and, assuming the outer legs have half the cross-sectional area of the center-post, the flux density in the outer legs is equal to that of the center-post, B p . In FB/HB mode, the core leg associated with the FB processes two-thirds of the primary-generated flux while the HB core leg processes one-third. Thus, if the center-post processes a flux density of B p , the FB leg has a flux density of 
C. FB/0 and HB/0 Modes
The final asymmetric operating modes for the VIRT implementation in Fig. 2(a) are the FB/0 and HB/0 modes, in which one of the rectifiers (e.g., rectifier A) is driven as a FB or HB, respectively, while the other rectifier (e.g., B) is bypassed. In this section, we focus on the HB/0 mode as it enables a voltage conversion ratio that is unachievable in the conventional configuration of Fig. 7 .
Consider operating in HB/0 mode such that the HBs A2, B1, and B2 are held in the low state while A1 remains switching. As derived in Section III-C, the circuit model of Fig. 6 is appropriate. The voltage conversion ratio is V o /V p = 2/N p , representing a voltage quadrupling over the FB/FB conversion ratio. However, this additional operating benefit comes at the price of increased core loss. As discussed previously, assuming operation in HB/0 mode with rectifier B zeroed, an ac shortcircuit is effectively created around the right-side core leg that theoretically forces all of the flux generated by the primary to be routed through the left-side core leg. This leg will, therefore, experience up to twice the peak flux density compared to symmetric operation, yielding an increase in core loss due to the superlinear dependence of core loss on flux density.
Note that the additional loss incurred in this mode yields a tradeoff between this detriment in loss and the benefit of additional voltage gain, which may have value in a given design. For example, in Section VI-B, we find HB/0 mode operation to be beneficial at high output voltages compared to extending converter gain in HB/HB mode. The other "zero" mode, FB/0, does not offer this same tradeoff since it has the same voltage gain as the symmetric HB/HB mode. Operation in FB/0 mode offers no additional functional benefit while incurring the additional losses associated with operation of the zeroed rectifier. Thus, HB/HB mode is preferred over FB/0 mode.
With rectifier B zeroed, the active rectifier (A) must process the full output current. However, current is still induced through the zeroed rectifier (B) that may be comparable to the full output current. Thus, both rectifiers must be rated for the full output current while in the symmetric operating modes they need only be rated for half the output current. As in the FB/HB case, this detriment is mitigated if one operates in each mode at the same maximum power. For example, an FB/FB rating of 5 V/10 A, HB/HB rating of 10 V/5 A, and HB/0 rating of 20 V/2.5 A can all be accommodated by rectifiers with the same current rating.
Finally, "shorting" the winding by operating rectifier B in zero mode may change the effective magnetizing inductances of the transformer. For comparison purposes, we define a "net" magnetizing inductance 3 
Consider placing a uniform gap across all three core legs such that R CA = R CB = 2R CC . In the FB/0 or HB/0 modes,
. This suggests a reduction in magnetizing inductance seen across the primary windings of the transformer (by two-thirds) when transitioning from a symmetric mode to either the FB/0 or HB/0 mode. This change may be a useful feature in some resonant topologies, such as an LLC, where it can provide a mechanism for changing the voltage gain curve for a fixed load [21] . Note that if this change is undesirable, it can be avoided by only placing a gap in the center-post. If this gap dominates the reluctances of the core then the "net" magnetizing inductance is theoretically unaffected by the transition to HB/0 mode.
V. EXPERIMENTAL DESIGN
An experimental prototype of the VIRT architecture has been developed that supports a wide range of operating conditions as shown in Table II . The input voltage range is 120-380 V dc , corresponding to the peak rectified voltages of the "universalinput" ac voltage range. The output voltage is between 5 and 20 V at up to 36 W and/or 5 A output. This range is typical of grid-interface power supplies for USB-PD chargers. The demanding step-down ratio and wide-range of these operating points make them well-suited for application of the VIRT structure. Additionally, these points are pedagogically valuable as they represent the general case where the desired output voltages cannot be achieved by simple voltage scaling. In this case, because the output voltages in the example specification comprise a range rather than fixed integer multiples, additional gain variability is required beyond the scaling offered by the VIRT. Similarly, choosing to employ the VIRT architecture only on the rectifier side for simplicity of demonstrating the technique, a means for dealing with the widely varying input voltage is also required. With these requirements in mind, we employ a stacked-bridge LLC converter interfaced with a VIRT as shown in Fig. 9 . The LLC parameters are listed in Table III and the components used in the experimental prototype are shown in Table IV . A labeled picture of the prototype converter is shown in Fig. 10 .
A. VIRT Rectifier Implementation
The VIRT employs two FB rectifiers where each switch is operated as a synchronous rectifier. From a design perspective, the VIRT provides output voltage compression capability that can be used to reduce the range of dc output voltages that the LLC converter must regulate, making the LLC easier to design for good efficiency across the range of voltages ( [22] discusses LLC design as related to voltage range). In this example, we assign dc output voltages of 5-6 V to FB/FB mode (no voltage compression), 6-8 V to FB/HB mode (compression to 4.5-6 V), 8-15 V to HB/HB mode (compression to 4-7.5 V), and 15-20 V to HB/0 mode (compression to 3.75-5 V). The assignment of the VIRT modes to the output voltage range is summarized in Table V .
B. VIRT Transformer Implementation
A planar transformer is employed on a two-ounce, four-layer, 0.063 inch, FR4 PCB with an EQ20/PLT+N49 core. A PCB core thickness of 0.025 inches provides greater than 2.5 kV isolation between primary and secondary [23] , and the rectifier switches are placed only on the top layer in order to respect this "vertical" isolation barrier. The secondary is wound as two sets of half-turns (each set wound on layers 1 and 2 in parallel). The primary is wound as six turns on layers 3 and 4 connected in series, with 0.019 inch trace width and 0.008 inch trace-to-trace spacing.
The rectifiers are located symmetrically around the core and are tightly spaced to minimize the excursion of current outside the core, as seen in Fig. 10(b) . Output voltage and ground planes are routed outside the transformer to provide a low-resistance path for dc current between the HB cells and the output bus connection at the edge of the board.
C. Inverter Implementation
The stacked-bridge inverter can be operated in two modes to achieve voltage-halving or voltage-quartering using the "variable frequency multiplier" (VFX) technique as described in [24] and [25] . The inverter is operated with voltage-halving ("conventional mode") when the input voltage is between 120 and 190 V, and voltage-quartering ("VFX mode") when the input voltage is between 190 and 380 V. The result of this reconfiguration is that the ac square-wave input to the LLC resonant tank has a peak voltage range of 47.5-95 V. Note that low-power balancer circuits are employed as shown in Fig. 9 to ensure voltage balancing between the input capacitors splitting the dc bus; this is similar to the balancing approach employed in [26] .
D. LLC Design
The voltage gain of the converter can be expressed in a similar manner to that of a classic HB LLC converter
where M g,LLC represents the (variable) voltage gain of the LLC resonant tank, M inv is the gain of the inverter topology, and N p and N s are the number of primary and secondary turns, respectively. In the case of a VIRT design, N s /N p represents the effective transformer turns ratio that is set by the VIRT operating mode
M inv is also a controllable quantity due to the stacked inverter topology and the ability to operate in VFX mode
Due to the reconfigurability of the VIRT and the stackedbridge, the LLC effectively interfaces a 47.5-95 V input applied to the resonant tank to a 3.75-7.5 V transformer output, corresponding to a reduction in the required step-down ratios from 6-76 V/V to 6.33-25.3 V/V. This four times gain variation can be reasonably accommodated by the LLC resonant tank, while the original 12.7 times gain variation would yield unacceptably large stress on the components of the LLC converter [22] . Note that previous LLC converters for charger applications in the literature have typically been designed for low input and output voltage variation [27] [28] [29] [30] [31] , or for wide input voltage range and fixed output voltage [24] , [32] , [33] . In this paper, an LLC converter design with both wide input range (enabled by the stacked-bridge inverter [24] , [25] ) and wide output voltage range (enabled by the VIRT) is achieved.
The LLC is designed using a conventional procedure as described in [22] and the resulting component values are shown in Table III . The LLC gain variation required in each VIRT mode is listed in Table V . The key addition to the LLC design procedure is that one must now consider the gain curve for each output voltage and output power pair separately since they may each provide a separate effective load resistance to the resonant tank, as discussed in Section V-E. As is conventional, the LLC is operated primarily at or below resonance to achieve zero voltage switching (ZVS) on the inverter switches, which operate at high voltage, and zero current switching on the secondary-side synchronous rectifiers, which operate at high current. The selected normalized tank parameters are Q = 0.185 and L n = 7.45 (where Q is associated with full load at an output voltage of 8 V in the HB/HB mode), chosen to yield sufficient gain at all of the operating points while also achieving primary-side ZVS.
Note that the resonant inductance is achieved in this case by a combination of the primary-referred leakage inductance of the transformer 4 (≈2.1 μH) and an external inductor (≈3.5 μH). This external inductor is implemented in a split manner as two series-connected 1.75 μH inductors in order to ensure that the inverter is symmetrically loaded. Similarly, the resonant capacitor is implemented as two series 6.94 nF capacitors, each directly connecting to an inverter switching node as shown in Fig. 10(c) .
E. Effective Load Resistance and Magnetizing Inductance for LLC Design
The conventional LLC design procedure requires that the load resistance R L be reflected through the output rectifier and across the transformer to synthesize an effective load resistance in parallel with the primary-referred magnetizing inductance [22] . Although the VIRT employs multiple rectifiers, a similar method can be used as in the conventional configuration to synthesize the effective load resistance. Additionally, because there is no "primary-referred magnetizing inductance" as such in all of the modes of the VIRT electrical model of Fig. 4 , we instead utilize the "net" magnetizing inductance (the summation of L A and L B ) in its place.
In a conventional LLC design with a single FB rectifier connected to the secondary of an N p :N s transformer, the load resistance R L is mapped to the primary-side magnetizing branch as R e,FB = 8
2 R L . In the case of operating the VIRT in FB/FB mode, the same equation applies except that N s = 0.5, yielding, R e,FB/FB = 32
The effective load resistance in most of the remaining cases can be similarly computed, and their values are listed in Table I. A caveat to this derivation is that FB/HB mode is distinct from the other modes in that the flow of power through each rectifier in this mode is unknown at a given operating point of the LLC due to the magnetizing inductances L A and L B being unequal and nonzero. Thus, a value for R e and a "net" magnetizing inductance cannot be derived a priori. In order to create a tractable fundamental harmonic approximation (FHA) model, we assume that the magnetizing inductances negligibly impact the flow of current into each rectifier and, thus, that the FB processes two-thirds of the output power while the HB processes only one-third (as considered in Section IV-B). In this case, the equivalent resistance in parallel with L A is Fig. 4 . From this circuit network, an equivalent parallel RL circuit can be synthesized assuming operation at the resonant frequency, and this equivalent magnetizing inductance and resistance can be used in the FHA analysis. Going a step further, R FB and R HB can be summed to create an equivalent net resistance R e,FB/HB = 18
2 R L since we have already assumed that the magnetizing inductances do not influence the split of power. Similarly, we define L M as the sum of L A and L B in (2) and (3).
VI. EXPERIMENTAL RESULTS
In this section, experimental results are presented to validate the modeling of the VIRT and demonstrate its efficiency benefit.
A. Model Validation
The gain versus operating frequency curves are extracted from the experimental prototype and are compared to an idealized simulation of the circuit in Fig. 9 and a conventional FHA analysis. The results for Inverter Mode 1 operation ("conventional mode") are shown in Fig. 11(a) and Inverter Mode 2 ("VFX" mode) in Fig. 11(b) . The experimental results are in good agreement with simulation: within 5% of the expected gain in the symmetric modes, 6% in HB/0 mode, and 12% in FB/HB mode, 5 with these errors decreasing as the converter is operated closer to the resonant frequency of the LLC. This agreement indicates that the circuit in Fig. 4 and the inductances derived in Section III are fair models of the physical system.
Both the experimental and simulated results yield LLC gains that are larger than the results of the FHA analysis, as is expected for operation below resonance [22] . However, FHA remains an effective first-pass design tool for this LLC converter and the use of VIRT does not further compromise its use. 6 The reconfigurable turns ratios offered by the VIRT are embedded within Fig. 11 , roughly seen by the gain separation 6 The largest error in the FHA analysis is associated with the FB/HB mode operated far below resonance, as is expected by the breakdown of the squarewave modulation approximation and the simplifying assumptions employed in deriving the FHA parameters in Section V-E. In this design, these largest errors are associated with regions of steepest gain and other design corners, such as HB/HB mode with an 8 V output, instead dictate the LLC resonant tank parameters. In another design, where FB/HB mode dictates the design of the tank parameters, FHA results should be diligently checked against simulation. between the different VIRT modes when operating at similar frequencies. However, these gain curves are also impacted by the differences in the loading of the LLC converter between the various operating conditions. For clarity, we present an example case where the turns-ratio reconfigurability of the VIRT is made explicit. Consider operating the converter with a 190 V input in Inverter Mode 1 and 5 V output in FB/FB mode with a 1 Ω load resistance. We hold the voltage gain of the LLC converter constant between the VIRT modes by scaling the load resistance to keep R e constant (ref. Table I ) and by adjusting the operating frequency, if required. The results of this experiment are shown in Table VI . At a fixed frequency of 802 kHz, we get nearly perfect voltage doubling between the FB/FB and HB/HB modes. This is expected since both modes are modeled by Fig. 4 with identical values of L A and L B . We also achieve close to fourthirds scaling in the FB/HB mode, however, we must operate at a slightly larger frequency (836 kHz), partly attributable to the reduced "net" magnetizing inductance as listed in Table I . Similarly, voltage-quadrupling is achieved by transitioning to the HB/0 mode, however, the operating frequency must again be increased (to 881 kHz) to account for the further reduction of the "net" magnetizing inductance in this mode. These results clearly demonstrate the reconfigurable turns ratios of 12:0.5, 12:2/3, 12:1, and 12:2 that are enabled by the VIRT. Finally, it is insightful to compare the time-domain waveforms corresponding to each VIRT mode in order to further assess the operational similarities and differences between each mode and their models. Fig. 12 shows the inverter voltage (V inv ), resonant inductor current (i L r ), and the low-side voltage of HBs A1 and B1 (V A 1 and V B 1 , respectively) of the converter as labeled in Fig. 9 , under constant voltage gain of the LLC associated with the operating points in Table VI. In the symmetric FB/FB operating mode [see Fig. 12(a) ], there is good matching between the rectifier waveforms, with only minor differences in the parasitic oscillations that occur during the discontinuous conduction state associated with below-resonance operation of the LLC. This is consistent with the VIRT electrical model of Fig. 4 , where V A and V B are identical in the symmetric operating modes. In the HB/HB mode case of Fig. 12(b) , we see nearly identical waveform shapes as in the FB/FB case of Fig. 12(a) , as is expected since both modes are operated with the same LLC voltage gain.
The asymmetry between the rectifiers in the FB/HB and HB/0 modes is also clear in Fig. 12(c) and (d) , respectively. In the FB/HB mode [ref. Fig. 12(c) ], rectifier A (driven as a FB) op- erates in the expected manner for below-resonance operation of the LLC, while the voltage waveform of rectifier B (driven as a HB) suggests resonant or above-resonant operation. This asymmetry is attributable to the unequal loading of the rectifiers by the VIRT transformer and these "mixed" voltage waveforms are predicted by simulation of the circuit of Fig. 9 when using the FB/HB mode values of L A and L B in (2) and (3), respectively. In HB/0 mode [ref. Fig. 12(d) ], the voltage of the active rectifier (A1) is similar in shape to the symmetric cases while the bypassed rectifier (B1) has only a small resistive voltage drop associated with its on-resistance and the current that is being induced into the "shorted winding" to reject flux from the corresponding core leg. Observe in this case that V A 1 is twice as large as in the HB/HB case of Fig. 12(b) , representative of the fact that nearly all of the flux generated by the primary is now being coupled by the winding associated with rectifier A instead of being split between rectifiers A and B.
B. Efficiency Characteristics
The power-stage efficiency of the converter versus output voltage at rated load is shown in Fig. 13 . Consider the Inverter Mode 1 results in Fig. 13(a) . The efficiency benefit of the VIRT mode changes is clear. Within the output voltage range allocated to each VIRT mode, efficiency generally reduces as the output voltage increases, reflecting increased core loss, and winding loss at higher voltage gains due to higher flux swings and circulating currents. The voltage compression capability of the VIRT allows a designer to avoid these less efficient operating points, effectively "flattening out" the efficiency variation by keeping the LLC within a tighter region of its voltage-gain curves. The same trend exists in the Inverter Mode 2 results in Fig. 13(b) , where for a given input voltage there is always an output voltage at which it is sensible to shift VIRT operating modes in order to reduce power-stage losses. 7 In Inverter Mode 1, efficiency is between 91.6% and 95.9%, while in Inverter Mode 2, the efficiency ranges from 89.5% to 95.5%. The reduction in efficiency in the 380 V Inverter Mode 2 cases compared to 190 V Inverter Mode 1 is attributable to the mode change of the inverter rather than the operation of the VIRT. For example, the 380 V Inverter Mode 2 cases excite the LLC resonant tank in a theoretically identical manner as the 190 V Mode 1 cases (i.e., V inv are theoretically identical), and in experiment they are observed to yield nearly identical resonant inductor current and rectifier voltage waveforms, thus, suggesting the inverter mode shift as the source of the additional loss.
The variation of efficiency versus input voltage is embedded in the efficiency versus output voltage curves plotted in Fig. 13 since these curves are presented for the boundaries of the input voltage range in each inverter mode. For completeness, an example efficiency versus input voltage curve is provided for each VIRT operating mode in Fig. 14. The benefit of the VIRT is seen here in the "vertical" grouping of the efficiency between these modes even though they operate with different output voltages.
The variation of power-stage efficiency versus output power depends on the design of the LLC and is not directly impacted by the VIRT. Example curves of this type are provided for each VIRT mode in Fig. 15 to demonstrate that an LLC converter interfaced with a VIRT remains capable of achieving reasonable light-load efficiencies.
Finally, we would like to note that the ability to use the "fractional turn" capability of the VIRT was extremely valuable in realizing the proposed design at high performance. Indeed, the authors intended to realize a corresponding "conventional" converter design like that of Fig. 7 with the same transformer core for comparison. However, using a minimum of a singleturn secondary would have required twice the number of primary turns. Unfortunately, the PCB manufacturer was unable to construct such a design, owing to the spacing limitations for the required number of primary turns. It can be concluded that the fractional turns capability of the VIRT architecture has significant implications for both transformer loss minimization and manufacturing of planar magnetics designs.
VII. CONCLUSION
In this paper, a hybrid electronic and magnetic structure capable of fractional and reconfigurable effective turns ratios is presented. The proposed architecture, named VIRT, integrates the rectifier stage of a converter with the magnetic structure of a transformer, providing true "fractional turns" capability for transformer operation and enabling improved reconfigurability for wide operating ranges. Reconfigurability is achieved by controlling the operating modes (i.e., FB, HB, or zero) of the rectifier in conjunction with flux paths and current paths used in the transformer. A magnetic circuit model employing "virtual" currents enables derivation of an electrical circuit model, and an experimental prototype verifies the operation of the structure, demonstrating the achievement of fractional turns and variable conversion ratios. The proposed approach goes beyond previous conceptions of "fractional turns" transformers and provides both reduced loss and conversion reconfigurability. We present an example of the proposed structure utilizing FB rectifiers and half-turn fractional magnetics. Four operating modes are derived and discussed in detail, FB/FB, FB/HB, HB/HB, and HB/0 mode, each offering a distinct effective transformer turns ratio (N p :0.5, N p :2/3, N p :1, and N p :2, respectively, where N p is the number of primary turns). The prototype converter utilizes the VIRT interfaced with a stacked-bridge LLC converter to compress a 5-20 V output voltage range to 3.75-7.5 V, reducing the gain requirement of the LLC and allowing the converter to operate with high efficiency over a wide operating voltage range. The proposed structure is, therefore, valuable for applications with wide operating voltage ranges that require large and wide-range step-up/down conversion, such as USB wall chargers, and offers strong potential for miniaturization in these applications.
APPENDIX A EXAMPLE IMPLEMENTATION OF A VIRT WITH QUARTER-TURNS
The instance of VIRT in Fig. 2 (a) yields four unique effective turns ratios, including a half-turns ratio of N p :0.5. Permutations of this fundamental structure can be implemented by changing the number of core sections and/or the rectifier types in order to achieve additional and extended conversion possibilities. For example, one can use FB rectifiers connected through "quarterturns" around a five-legged core as illustrated in Fig. 16 . When all the rectifiers are active and operating as FBs, the effective turns ratio is N p :0.25. This enables a further tradeoff between core loss and copper loss of the transformer compared to the N p :0.5 turns ratio achievable in the VIRT structure of Fig. 2(a) , following a similar discussion to that of Section IV-A. This structure can achieve eight effective turns ratios, as listed in Table VII , and the details of each operating mode can be developed and understood using the modeling techniques presented in Section III. In this appendix, the full port relationships of the VIRT transformer models are derived. In all cases, we first assume a fixed gap length across all three core legs such that
This is the gap configuration used in the experimental prototype. Following this derivation, we also provide the full port relationships for the common configuration where only a center-post gap is employed. In this case, we assume
A. Symmetric Modes (FB/FB and HB/HB)
In the symmetric modes, the magnetic circuit model of Fig. 3(d) is appropriate. Assuming the reluctance relationship in (8) dt , where Lenz's law is accounted for by the dot convention of the transformers in Fig. 4 
B. FB/HB Mode
In FB/HB mode, the magnetic circuit model of Fig. 3(d) is appropriate. Assuming the reluctance relationship in (8) and applying KVL to the magnetic circuit model 
1) Center-Post Gap Configuration:
Assuming the reluctance relationship in (9) applies,î A ≈î B . Applying KVL to the magnetic circuit model in Fig. 3(c 
Thus, the port relationships of the transformer are 
